

# 제품표준

(LTF550HF06-A01 제품 표준)

VLN U.

LCD 사업부 개발2팀 개발3그룹



# ■ Revision History

No	일자	페이지	개정전 사양	개정후 사양	비고
0.0	2009.06.13	All	최초제품	표준 제정	
0.1	2009.09.09	7	Color Chromaticity (CIE 1931) Gy: 0.635	Color Chromaticity (CIE 1931) Gy: 0.610	

#### 1. 목적

제품 정보를 정의하고 개발제품 Target을 설정하며, 이를 부서간에 공유하기 위함.

#### 2. 적용범위

TFT LCD LTF550HF06-A01

#### 3. 일반개요

#### 3.1 개요

LTF550HF06-A01은 비정질 실리콘(Amorphous Silicon) 박막 트랜지스터(TFT; Thin Film Transistor)를 스위칭 소자로 사용한 컬러 능동 행렬(Color active matrix) 방식의 TFT 액정 표시소자(LCD;Liquid Crystal Display) Module이다. Module은 Panel, 구동 회로부와 Backlight 부로 구성되며, Interface방법은 Digital 영상정보를 직렬로 고속 전송하는 방식의 일종인 LVDS방식을 채용하였다. 본 제품은 1,920 \* 1080(16:9) 화소를 포함하고, 1.07G(Dither 10bit) 의 색상을 지원한다. 그리고 독자 기술인 SPVA Mode 기술을 적용하여 시야각은 상하좌우 90° 제공하는 광시야각 제품이다.

#### 3.2 특징

- 1 High Contrast Ratio & High aperture structure
- ② 고속 응답 특성(120Hz)
- ③ Full HD (1,920 x 1,080 화소) 지원 (16:9)
- ④ SPVA (Super Patterned Vertical Align) Mode 광시야각(±90°)
- ⑤ 16,777,216의 색상 지원
- ⑥ 2CH\_LVDS 8Bit Input 인터페이스(60hz → 120hz FRC 동작)

#### 3.3 응용분야

- 1 Home-alone Multimedia TFT-LCD TV
- 2 Full-High Definition TV Ready (FHD TV Ready)
- ③ AV 제품의 화상 표시 단말기

#### 3.4 일반사양

항 목	사 양	단 위	비고
유효표시면적	1209.6(H) × 680.4(V)	mm	
구동소자	a-Si TFT Active matrix		
표현가능색 수	1.07G (Dither 10bit)	color	
화소수	1,920 × 1,080	pixel	16:9
화소배열	RGB Vertical Stripe		
화소크기	0.21(H) × 0.63(V)	mm	
표시모드	Normally Black		
표면처리	Glare		



#### 4. 기구사양

Item		Min.	Typ.	Max.	Note
Module	Horizontal(H)		1267.6		±1.5 mm
	Vertical(V)		738.4		±1.2 mm
SIZE	Depth(D)		59.1		±1.5 mm
Weight		-		20500	g


#### 5. 절대 최대 정격

#### 5.1 환경 사양 절대 정격

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
Storage temperature	Тѕтс	-20	65	°C	(1)
Operating temperature	T <sub>OPR</sub>	0	50	°C	(1)
Operating temperature	Tsur	0	65	°C	(2)
Shock(Non-operating)	Snop		30	G	(3)
Vibration(Non-operating)	Vnop		1.5	G	(4)

NOTE (1) 온도와 상대습도 관계는 아래 그림에 따른다. (최대습구 온도는 39℃임 <40℃에서 93.8%H에 해당>)

NOTE (2) 동작중 Panel의 표면온도로서 일부범위에서는 화질상의 문제가 발생할 수 있지만, 편광판등의 자재가 영구적인 손상을 받지 않는 범위임.



NOTE (3) 11ms ±X,Y,Z 30G (6방향/1회) NOTE (4) 10~300Hz/1.5G /10 minSR, XYZ, 30 min/axis



#### 5.2 전기적 사양 절대 정격

#### 5.2.1 TFT LCD MODULE 절대 정격

 $(V_{SS} = 0 V)$ 

 $(V_{DD} = 12 V)$ 

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
Power Supply Voltage/ Display	$V_{DD}$	V <sub>DD</sub> -1.2	V <sub>DD</sub> +1.2	V	(1)

NOTE(1) 동작온도 범위안에서.

#### 5.2.2 BACK-LIGHT UNIT 절대 최대 정격

(Ta:25±2℃)

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
Lamp Current	IL	4.5	7.5	mArms	(2),(3)
Lamp Frequency	FL	40	80	kHz	(2),(3)
Lamp Gas Pressure		3	30	torr	
Lamp 관전류		6.5(	Тур)	mA	

NOTE(2) 최대치를 초과할 경우, 영구적인 결함이 발생할 수 있음. 명시된 정상조건 내에서 구동되어야함.

NOTE(3) Single Lamp 기준



#### 6. 광학 특성

### 6.1 측정 환경

-. 환경 조건

온도 : 25℃±2℃ / 습도 : 25%~85% RH / 압력 : 86kPa~106kPa / 암실 : 1Lux이하 / 무풍(직접적인 바람 제거) / 무진동


- -. Warm-Up Time : ① 최소 30분 이상
  - ② 주기적(약 15초 간격)으로 center 휘도를 측정하여 10분전 휘도 와 현재 휘도 차이의 비가 0.5%이하가 되는 최초 시점

Twarm-up = (| Lum<sub>t-10</sub> - Lum<sub>now</sub> | / Lum<sub>now</sub> ) × 100 < 0.5 가 되는 시간 where , Lum<sub>t-10</sub>는 10분전 휘도 , Lum<sub>now</sub>는 현재 휘도

6.2 측정 장비(LMD : Light Measurement Device)

-. 종류 : SR-3(TOPCON社), RD80s(TOPCON社)

-. 측정 거리 및 방향 :



LMD	Field
SR-3	2°
RD80s	2°

#### 6.3 구동 조건

-. TFT LCD Module : VDD = 12.0 V, fV = 59.94 Hz, fDCLK = 148.5 Mbz

-. LED Driver : Vin = 220V



# 6.4 광학 특성

광특성은 Note (4)의 방법으로 암실에서 측정한다.

측정장비 :BM-5A, RD80s(Topcon社), EZ-Contrast(Eldim社) PR650(Photo Research社)


Ta= 25±2  $^{\circ}\mathrm{C}$  , VDD=12.0V, fv=59.94Hz, fDCLK=148.5Mz, Dim=100%

		SYMBO	-		LK=146.5ME, DIM=1			
ITEM		L	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
Contrast Ratio (center)		C/R		4000	5000	-		(2)의 ① SR-3
	G to G 평균	T <sub>G-G</sub>		-	6	9		RD80s
Response time	Rising	TR		-	10	13	msec	(3) RD80s
	Falling	TF		-	6	10		RD80s
Luminance (		YL		400	500	-	cd/m²	(2)의 ② SR-3
	Dad	RX	Normal (φ=0,		0.650			
	Red	RY	θ=0) Viewing		0.330			
	0	GX	Angle		0.285			
Color	Green	GY		typ.	0.610	typ.		(1)
Chromaticity (CIE 1931)	Blue	вх		-0.03	0.150	+0.03		SR-3
		BY			0.057			
	\\/b:to	WX			0.280			
	White	WY			0.290			
	11	θL	70	75	89	-		
Viewing	Hor.	θR		75	89	-		(1)
Angle	.,	φН	C/R≥10	75	89	-	Degrees	EZ- Contrast
	Ver.	φL		75	89	-		
Color Ga	amut			69	72	-	%	SR-3
Color Temp	erature	K		7000	10000	13000		SR-3
Gamma Flicker				1.9	2.2	2.5		SR-3
		F		-	-	20		RD80s
			40 GRAY 이상 (6)	-	-	5	%	
Crossta	alk	Ct	15~40 <b>GRAY</b>			15		(5) SR-3 (6) 256계조
			15 <b>GRAY</b> 이하		관리안함			
Brightness U (9 Poin	niformity ts)	Buni		-	-	25	%	(2)의 ③ BM-5A

# NOTE (1)


Global LCD Panel Exchange Center

시야각(Viewing angle)의 정의 : C/R이 10이상되는 시각의 범위



# NOTE (2)

측정위치: 판넬상 측정위치는 9개 점으로 한다.



#### ① पोमोमो(C/R: Contrast ratio)

: 측정위치 중앙(Point ⑤)에서 White 상태(G<sub>MAX</sub>)와 Black 상태(G<sub>MIN</sub>)의 비로 정의.

#### ② White 휘도의 정의 (Y<sub>L</sub>):

측정위치 중앙(Point ⑤)의 white 휘도(YL) 를 측정한 값.

# ③ Brightness Uniformity(Buni) :

8/38




측정 화면 : Fully White 측정화면상의 9개의 휘도를 측정, 아래와 같이 정의한다.  $\frac{B_{\text{max}} - B_{\text{min}}}{B_{\text{max}}} \times 100$ 

where, Bmax = Maximum brightness
Bmin = Minimum brightness

# NOTE (3)

응답시간(Response time)의 정의

: 화면이 어두어 질 때와 밝아질 때에 투과율이 10%와 90%사이로 변화하는 시간의 합.



	Gray to Gray Response Time											
	Gray					End						
	Gay	0	31	63	95	127	159	191	223	255		
	0		Tr(0-31)	Tr(0-63)	Tr(0-95)	Tr(0-127)	Tr(0-159)	Tr(0-191)	Tr(0-223)	Tr(0-255)		
	31	Tf(31-0)		Tr(31-63)	Tr(31-95)	Tr(31-127)	Tr(31-159)	Tr(31-191)	Tr(31-223)	Tr(31-255)		
	63	Tf(63-0)	Tf(63-31)		Tr(63-95)	Tr(63-127)	Tr(63-159)	Tr(63-191)	Tr(63-223)	Tr(63-255)		
	95	Tf(95–0)	Tf(95–31)	Tf(95–63)		Tr(95–127)	Tr(95–159)	Tr(95–191)	Tr(95–223)	Tr(95–255)		
Start	127	Tf(127-0)	Tf(127-31)	Tf(127-63)	Tf(127–95)		Tr(127-159)	Tr(127-191)	Tr(127-223)	Tr(127-255)	Ton	
	159	Tf(159-0)	Tf(159–31)	Tf(159–63)	Tf(159–95)	Tf(159-127)		Tr(159-191)	Tr(159-223)	Tr(159-255)		
	191	Tf(191-0)	Tf(191-31)	Tf(191-63)	Tf(191–95)	Tf(191-127)	Tf(191-159)		Tr(191-223)	Tr(191-255)		
	223	Tf(223-0)	Tf(223-31)	Tf(223-63)	Tf(223-95)	Tf(223-127)	Tf(223-159)	Tf(223-191)		Tr(223-255)		
	255	Tf(255-0)	Tf(255-31)	Tf(255-63)	Tf(255–95)	Tf(255-127)	Tf(255-159)	Tf(255-191)	Tf(255-223)			
Toff												

T\*(X-Y): Response time from level of gray(X) to level of gray(Y)

Response time 정의 =  $\Sigma [T*(X-Y)] / 72$ 



NOTE (4) 상호 혼선(Crosstalk ; Crosstalk modulation)의 정의(DSHA) : 임의의 Pattern에 의해 가시적으로 발생되는 색번짐 현상.


Crosstalk 계산 방법


Crosstalk Modulation Ratio(D<sub>SHA</sub>) = 
$$\frac{|Y_A - Y_B|}{|Y_A|} \times 100 \text{ (%)}$$


Where

Y<sub>A</sub> , Y<sub>B</sub> = 측정은 2° Viewing Angle (측정 area ψ15mm) White Box 이외의 back ground pattern은 Gray 1~63 범위를 포함.


ⓐ Horizontal-Crosstalk 측정방법









b Vertical-Crosstalk 측정방법









#### 7. 전기적 특성

# 7.1 TFT LCD 모듈 (FRC 통합)

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Power Supply Voltage	V <sub>DD</sub>	10.8	12	13.2	V	(1)
Interface Type	LVDS					
	(a) Black	-	1800	2000	mA	
Power Consumption	(b) White	-	1800	2000	mA	(2),(3),
1 ower concumption	(c) Checker	-	3100	3400	mA	(5)
	(d) H-Stripe	-	3200	3500	mA	
Vsync Frequency	f <sub>V</sub>	_	60.0		Hz	
Hsync Frequency	fн	-	67.5	-	kHz	
Main Frequency	fdclk	_	148.5	-	MHz	
Rush Current	Irush	-	-	7	А	(4)

NOTE(1) 디스플레이 데이터 및 타이밍 신호용 콘넥터는 연결되어 있을 것 $(V_{SS} = 0V)$ 

- (2) fV = 60.0 Hz, fDCLK = 148.5 MHz, VDD = 12.0V, DC current
- (3) 소비전력 체크 패턴







# (b) White 패턴



#### (c) Checker 패턴




#### (d) H-Stripe 패턴






(**4)** 측정조건 (12V 구동, rising time =470#s)



Note: Control Signal: High(+12V) -->Low(Ground)

All Signal lines to panel except for power 12V: Ground

The rising time of supplied voltage is controlled to 470us by R and C value.



(5) Inverter의 소비전류는 포함하지 않은 상태임.



# 7.2 백 라이트 유닛(BackLight Unit)


(Ta:25±2℃)

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Lamp Current	$I_L$	4.5	6.5	7.5	mArms	(1)
Lamp Voltage	$V_L$	1380	1390	1410	Vrms	(1)
Lamp Frequency	$\mathbf{f}_{L}$	(40)	_	(80)	kHz	
Operating Life Time	Hr	50,000	-	_	Hour	(2)
Start up Voltage	Vs			0 C:1980	Vrms	(3)
Start up Voltage	* 5	1	_	25 C:1780	VIIIIS	(3)


NOTE(1) Lamp의 동작 보증 범위로 램프 전류는 고주파수용 전류계로 아래 그림처럼 측정함.

Lamp Voltage Min : Lamp Current 7.5 mArms 기준.

Lamp Voltage Max: Lamp Current 4.5 mArms 기준.



- (2) 램프수명은 램프 전류 보증범위에서 연속구동시 표준상태에서 휘도가 원래 밝기의 50%이하 밝기로 될때까지의 시간으로 정의함.(Ta=25℃)
  - 상기 수명은 Lamp 단품 수명임
- (3)명기된 값 이상의 전압이 Lamp를 start시키기 위하여 Lamp에 1초 이상 인가되어야함. 그렇지 않을 경우 Lamp가 점등되지 않을 수 있음.



< YEONH 4 PIN >

Symbol

Pin

12V 12V 12V

DC power supply DC power supply

Ground

GND

DC power supply Description

# 9. 입력단 신호 순서(Input Terminal Pin Assignment)

9.1 TFT LCD 모듈(Interface signal & power)

 $\sim$ 3 4 5 9

^	
PIN	
AE 51	

LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	Ground	LVDS Signal	LVDS Signal	Ground	LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	Ground	ISC SCL	ISC SDA	Set Use Only	Bus release	Hsync out	JEIDA/Normal	Set Use Only	Set Use Only	Set Use Only	Set Use Only	Set Use Only	LCD Inernal Use Only
		PL_EVEN_RIN1P	PLEVEN_RIN2N	PL_EVEN_RIN2P	GND	PI_EVEN_RINCLKN	PI_EVEN_RINCLKP	GND	PL_EVEN_RIN3N	PI_EVEN_RIN3P	PI_EVEN_RIN4N	PL_EVEN_RIN4P	GND	I <sup>-</sup> 108	SDA_I	TCON_CHECK	B_INT	PO_DIM_HSYNC	LVDS_FORMAT	I2C_SCL	FRC_nRESET	I2C_SDA	SW_PVCC	MAIN_check	HVS
26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	21
DC DOWNER SUDDIV	DC power supply	DC power supply	DC power supply	DC power supply	Reserved	Ground	Ground	Ground	LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	Ground	LVDS Signal	LVDS Signal	Ground	LVDS Signal	LVDS Signal	LVDS Signal	LVDS Signal	Ground	LVDS Signal	
3 <b>VIIIDOI</b>	120	12V	12V	12V	Reserved	GND	GND	GND	PLODD_RINON	PLODD_RINOP	PLODD_RIN1N	PI_ODD_RIN1P	PLODD_RIN2N	PLODD_RIN2P	GND	ODD_RINCLKN	PLODD_RINCLKP	GND	PI_ODD_RIN3N	PI_ODD_RIN3P	PLODD_RIN4N	PLODD_RIN4P	GND	PI_EVEN_RINON	
	Description of Pilipol	DC power supply 26 PLEVEN_RINOP 27 PI FVFN RIN1N	DC power supply 26 PLEVEN_RIN1P   DC power supply 27 PLEVEN_RIN1N   DC power supply 28 PLEVEN_RIN1P	DC power supply 26 PLEVEN_RIN0P 27 PLEVEN_RIN1N 28 PLEVEN_RIN1P 29 PLEVEN_RIN1P 29 PLEVEN_RIN2N 29 PLEVEN_RIN2	DC power supply 26 PLEVEN_RIN0P DC power supply 28 PLEVEN_RIN1P DC power supply 29 PLEVEN_RIN2N DC power supply 30 PLEVEN_RIN2P	DC power supply 30 PLEVEN_RIN2P Reserved 31 GND	DC power supply ASSERVED BC power supply ASSERVED ASS	DC power supply   26	DC power supply   27	Description         26         PLEVEN_RINOP           DC power supply         27         PLEVEN_RIN1N           DC power supply         29         PLEVEN_RIN1P           DC power supply         30         PLEVEN_RIN2P           Beserved         31         GND           Ground         32         PLEVEN_RINCLKN           Ground         33         PLEVEN_RINCLKP           Ground         34         GND           LVDS Signal         35         PLEVEN_RIN3N	DC power supply         26         PLEVEN_RINOP           DC power supply         27         PLEVEN_RIN1N           DC power supply         29         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           Beserved         31         GND           Ground         32         PLEVEN_RINCLKN           Ground         33         PLEVEN_RINCLKP           Ground         34         GND           LVDS Signal         35         PLEVEN_RIN3N           LVDS Signal         36         PLEVEN_RIN3N	DC power supply         26         PLEVEN_RIN0P           DC power supply         27         PLEVEN_RIN1N           DC power supply         28         PLEVEN_RIN1P           DC power supply         30         PLEVEN_RIN2P           DC power supply         30         PLEVEN_RIN2P           Beserved         31         GND           Ground         32         PLEVEN_RINCLKN           Ground         33         PLEVEN_RINCLKP           Ground         34         GND           Ground         35         PLEVEN_RIN3N           LVDS Signal         36         PLEVEN_RIN3N           LVDS Signal         37         PLEVEN_RIN4N	DC power supply         26         PLEVEN_RIN0P           DC power supply         27         PLEVEN_RIN1N           DC power supply         29         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2P           Beserved         31         GND           Ground         32         PLEVEN_RINCLKP           Ground         33         PLEVEN_RINCLKP           Ground         34         GND           LVDS Signal         36         PLEVEN_RIN3N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N	DC power supply         26         PLEVEN_RINOP           DC power supply         27         PLEVEN_RIN1N           DC power supply         28         PLEVEN_RIN1P           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           Beserved         31         GND           Ground         32         PLEVEN_RINCLKN           Ground         34         GND           LVDS Signal         35         PLEVEN_RIN3N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         38         PLEVEN_RIN4N           LVDS Signal         38         PLEVEN_RIN4N           LVDS Signal         38         PLEVEN_RIN4N           LVDS Signal         39         GND	DC power supply         26         PLEVEN_RIN0P           DC power supply         27         PLEVEN_RIN1N           DC power supply         28         PLEVEN_RIN1P           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           Beserved         32         PLEVEN_RIN2N           Ground         32         PLEVEN_RINCLKN           Ground         34         GND           LVDS Signal         35         PLEVEN_RIN3N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         38         PLEVEN_RIN4N           LVDS Signal         38         PLEVEN_RIN4P           LVDS Signal         39         GND           LVDS Signal         39         GND           LVDS Signal         39         GND           LVDS Signal         30         SCL_I	DC power supply         26         PLEVEN_RIN0P           DC power supply         27         PLEVEN_RIN1N           DC power supply         28         PLEVEN_RIN1P           DC power supply         30         PLEVEN_RIN2P           DC power supply         30         PLEVEN_RIN2P           Beserved         32         PLEVEN_RIN2P           Ground         33         PLEVEN_RINCLKP           Ground         34         GND           LVDS Signal         36         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         38         PLEVEN_RIN4N           LVDS Signal         39         GND           LVDS Signal         39         GND           LVDS Signal         40         SCL_I           LVDS Signal         40         SCL_I           LVDS Signal         41         SDA_I	DC power supply   26   PLEVEN_RINOP   27   PLEVEN_RIN1N   28   PLEVEN_RIN1N   29   PLEVEN_RIN1N   29   PLEVEN_RIN2N   30   PLEVEN_RIN2N   31   GND   32   PLEVEN_RIN3N   32   PLEVEN_RIN3N   33   PLEVEN_RIN3N   34   GND   35   PLEVEN_RIN4N   36   PLEVEN_RIN3N   36   PLEVEN_RIN4N   37   PLEVEN_RIN4N   38   PLEVEN_RIN4N   38   PLEVEN_RIN4N   38   PLEVEN_RIN4N   39   GND   GND   41   SDA_I   42   TCON_CHECK   50   COUNC   44   PO_DIM_HSYNC   45   LVDS_FORMAT   100	DC power supply   26	DC power supply         26         PLEVEN_RINOP           DC power supply         28         PLEVEN_RIN1N           DC power supply         29         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           BC power supply         31         GND           DC power supply         30         PLEVEN_RIN2N           BC pound         32         PLEVEN_RINAN           LVDS signal         35         PLEVEN_RIN4N           LVDS signal         36         PLEVEN_RIN4N           LVDS signal         37         PLEVEN_RIN4N           LVDS signal         40         SCL_I           Ground         41         SDA_I           LVDS signal         42         TCON_CHECK           LVDS signal         43         B_INT           Ground         43         B_INT           LVDS signal         45         LVDS_FORMAT           LVDS signal         46         LVDS_FORMAT           LVDS signal         47         FRC_NESET	DC power supply         26         PLEVEN_RINOP           DC power supply         28         PLEVEN_RIN1N           DC power supply         29         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           BC signal         32         PLEVEN_RIN2N           Ground         35         PLEVEN_RIN4N           LVDS Signal         36         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         36         PLEVEN_RIN4N           LVDS Signal         41         SDA_I           Ground         41         SDA_I           LVDS Signal         42         TCON_CHECK           LVDS Signal         43         B_INT           Ground         44         PO_DIM_HSYNC           LVDS Signal         45         LVDS_FORMAT           LVDS Signal         46         ICC_SCL           LVDS Signal         46         ICC_SCL           LVDS Signal         47         FRC_RRESET	DC power supply         26         PLEVEN_RINOP           DC power supply         28         PLEVEN_RIN1N           DC power supply         30         PLEVEN_RIN1P           DC power supply         30         PLEVEN_RIN2P           DC power supply         30         PLEVEN_RIN2P           DC power supply         30         PLEVEN_RIN2P           BC power supply         31         GND           BC power supply         30         PLEVEN_RIN2P           Ground         32         PLEVEN_RIN2P           Ground         33         PLEVEN_RIN4N           LVDS Signal         34         GND           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         40         SCL_I           LVDS Signal         42         TCON_CHECK           LVDS Signal         43         B_INT           LVDS Signal         44         PO_DIM_HSYNC           LVDS Signal         45         LVDS_FORMAT           LVDS Signal         46         ICC_SCL           LVDS Signal         46         ICC_SCL           LVDS Signal         47         FRC_NCRESET	DC power supply         27         PLEVEN_RIN1N           DC power supply         28         PLEVEN_RIN1N           DC power supply         29         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           DC power supply         30         PLEVEN_RIN2N           DC power supply         31         GND           DC power supply         32         PLEVEN_RIN2N           Beserved         32         PLEVEN_RIN2N           Ground         35         PLEVEN_RIN3N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         37         PLEVEN_RIN4N           LVDS Signal         41         SDA_I           LVDS Signal         42         TCON_CHECK           LVDS Signal         43         B_INT           LVDS Signal         45         LVDS_FORMAT           LVDS Signal         46         LVDS_FORMAT           LVDS Signal         47         FRC_NC_RESET           LVDS Signal         47         FRC_NC_RESET           LVDS Signal         48         PCC_SCL           LVDS Signal         47         FRC_NC_RESET			

22 23 24 25 25

10

 $\infty$ 6 (C)

7

15

16

14

18

9


20

#### 9.2 BALANCE BOARD

#### 9.2.1 Recommended Electrical Characteristics

항 목	Symbol		Spec.		단위	비고
80 <del> </del> <del> </del>	Symbol	Min	Тур	Max	닌귀	미포
Total Input Current	IT <sub>1</sub>	126	140	154	mA <sub>rms</sub>	* PWM duty : 100% * 관전류 : 약 6.5mA/Lamp
(IP Output Current)	IT <sub>2</sub>	125	139	153	mA <sub>rms</sub>	* IT <sub>1</sub> =I <sub>HV1</sub> +I <sub>HV1</sub> , CN101,102 (Normal Polarity) * IT <sub>2</sub> =I <sub>HV2</sub> +I <sub>HV2</sub> +I <sub>HV2</sub> , CON1,2 (Reverse
(*1)	IΤp	198	220	242	$mA_{max}$	Polarity)
Operating Voltage	HV	536	670	804	V <sub>rms</sub>	
Operating Frequency	f <sub>op</sub>	40	45	50	kHz	Switching Frequency
Dimming Frequency	f <sub>pwm</sub>	140	150	160	Hz	
Dimming Duty Ratio	D <sub>pwm</sub> (*2)	10	_	100	%	Normal Bright Control Range * Refer to (*2) for striking mode operation
Striking Voltage	HV <sub>striking</sub> (*2)(*3)	1980	-	3000	V <sub>rms</sub>	* Max Value (Corona 방전개시전압) * Min Value (Based on Lamp Spec)
Striking Time	t <sub>striking</sub> (*2)(*3)	1.0	_	2.0	sec	Based on Lamp Spec.
Shutdown Time	t <sub>SD</sub> (*2)(*3)	1.0	1.5	2.0	sec	

Note (1) Asymmetric ratio must less than 10 % ( | I\_P - I\_P | / ( I\_{rms} < 0.1) Crest factor must be from 90 % to 110 % (  $0.9 < I_P$  or  $I_{-P} / (I_{rms} \times \sqrt{2}) < 1.1$ )



- (2) Striking Voltage( HV<sub>STRIKE</sub> ) based on CCFL spec. at 0°C ambient temperature.

Striking Mode Operation Requirement


- Soft Start Time(Tsst) = 10msec ± 20%
- PWM Dimming < 90%
- No current flows in PWM Dimming Off Period

Normal PWM Dimming Operation


- PWM Dimming Rising/Falling Time Trise < 200usec

Trise can be tuned for minimizing Acoustic Noise Emission

IP and Balance Board should be tuned without oscillation waveform



Lamp Current (Striking Mode)]



Lamp Current (PWM Dimming Mode)]

(3) Striking Mode from IP must be maintained until all of lamps turn on (within Lamp Strike Time)




# 9.2.2 Feedback I/O Specification


항	목	Symbol	Min	Тур	Max	단위	Remark		
Supply	Voltage	V <sub>cc</sub>	10	12	14	V <sub>dc</sub>			
Input Current		I <sub>c</sub>	20	_	100	mA			
Drotaction	High Voltage	\/ - (*2)	V <sub>cc</sub> -0.5	-	Vcc	V	Normal : High		
Protection	Low Voltage	V <sub>LD</sub> (*2)	_	-	1	V	Abnormal : Low		

#### Note

# (\*1) Balance Board Feedback Output Stage



#### (\*2) Balance Board LD Output Stage





# 9.2.3 Balance Board I/O pin 사양

9.2.3.1 CN102 Connector : 13001WR-02E (Yeonho)

Pin No.	Symbol	Remark
1	HV1	High Voltage Normal Polarity Input
2	HV1	High Voltage Normal Polarity Input

# 9.2.3.2 CN101 Connector : SM02-BDAS-10\_VD (JST)

Pin No.	Symbol	Remark
1	HV1	High Voltage Normal Polarity Input
2	HV1	High Voltage Normal Polarity Input

#### 9.2.3.3 CN103 Connector: KN30-7P-1.25H (Hirose)

Pin No.	Symbol	Remark
1	Vcc	12V Power Supply
2	FB	Current Feedback Signal
3	FB	Current Feedback Signal
4	GND	Signal Ground
5	GND	Signal Ground
6	LD	Protection Signal (Lamp Detected)
7	LD	Protection Signal (Lamp Detected)

# 9.2.3.4 CON1 Connector : 65002WS-03 (Yeonho)

Pin No.	Symbol	Remark
1	HV2	High Voltage Reverse Polarity Input
2	HV2	High Voltage Reverse Polarity Input
3	HV2	High Voltage Reverse Polarity Input

#### 9.2.3.5 CON2 Connector: 130001WS-02IR (Yeonho)

Pin No.	Symbol	Remark
1	HV2	High Voltage Reverse Polarity Input
2	HV2	High Voltage Reverse Polarity Input
3	HV2	High Voltage Reverse Polarity Input



# 9.3 입력신호와 표시색상과의 관계

		DATA SIGNAL														TA S	SIGN	NAL														GRAY
COLOR	DISPLAY					RE	ED.									GRE	EEN									BL	UE					SCALE
		R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	G0	G1	G2	G3	G4	G5	G6	G7	G8	G9	В0	В1	B2	В3	B4	В5	В6	В7	B8	В9	LEVEL
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	=
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	=
	GREEN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	=
BASIC	CYAN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Ξ.
COLOR	RED	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	=
	MAGENTA	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	=
	YELLOW	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	=
	WHITE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Ξ
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>R0</u>
	DARK	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>R1</u>
GRAY	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>R2</u>
SCALE		:	:	:	:	:	:	:	:	:-	:	:	:	:	:	:	:	:	:	:	•••	•			:	:		:	:	<u>:</u>	:	<u>R3~</u>
OF RED		:	:	:	:	:	:	:	:	:	Ė	:	:	:	:	:	:	:	:	·-	i.	•	:	:	:	:	:	:	:	<u>:</u>	:	R1020
	↓ LICUT	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1021
	LIGHT	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1022
	RED	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1023
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>G0</u>
	DARK	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>G1</u>
GRAY	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>G2</u>
SCALE		:	:	:	:	:	:	:	:	:	•	:	:	÷	:	:	:	:	:	<u>:</u>	:	:	:	:	:	:	:	:	:	<u>:</u>	-	<u>G3~</u>
OF GREEN	1	:	:	:	:	:	:	:	:					:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	-	<u>G1020</u>
GREEN	↓ LIGHT	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	<u>G1021</u>
		0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	G1022
	GREEN	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	<u>G1023</u>
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u>B0</u>
	DARK	0		0	0	0	0 4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	<u>B1</u>
GRAY	1	0				0	0	0	0	0	0	0		0	0	0	0	0	0	0	0		1	0	0	0	0	0	0	0	0	<u>B2</u>
SCALE OF			÷			:	:	:	:	<u>:</u>	<u>:</u>	:	:	:	<u> </u>	:	:	:	:	:	:	:	:	:	:	:	-	:	:	<u>:</u>	1	<u>B3~</u> B1020
BLUE		0	0	0	0	0	0	0	0	<u>:</u>	<u>:</u>	0	0	0	0	0	0	0	0	<u>:</u>	<u>:</u>	1	0	1	1	1	1	1	1	<u>:</u> 1	<u>:</u> 1	B1020
	LIGHT	0	0	0	0	0	0	0	0	<u>0</u>	<u>0</u>	0	0	0	0	0	0	0	0	<u>0</u>	0	0	1	1	1	1	1	1	1	1	1	B1021
	BLUE	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1 1	1	B1022
	DLUL	٥	"	U	٥	٥	٥	U	٥	اد	_	٥	٥	U	U	١٠	U	U	٥	_	١			<u> </u>	'	' '	'	l '	Ι'	-	-	<u>D1023</u>

#### **NOTE**

(1) Gray 정의:

Rn : 빨강색 Gray, Gn : 녹색 Gray, Bn : 파란색 Gray (n=Gray level)

(2) 입력신호: 0=Low level voltage, 1=High level voltage



# 10. 인터페이스 타이밍

# 10.1 Time parameter

#### - FRC 통합

SIGNAL	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock		1/Tc	_	148.5	-	MHz	-
Hsync	Frequency	Fh	_	67.5	-	KHz	
Vsync		Fv	_	60	-	Hz	-
Vertical Active	Display Period	TVD	_	1080	-	lines	) -
Disply Term	Vertical Total	TV	_	1125	-	lines	-
Horizontal Active	Display Period	THD	_	1920		clocks	-
Display Term	Horizontal Total	Тн		2200	-	clocks	-


# ightarrow 본 제품은 H-sync와 V-sync신호도 필히 입력되어야 함


# - FRC CHIP 제외한 K120FA 기준 (DE only mode)

SIGNAL	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Clock		1/Tc	240	297	310	MHz	-
Hsync	Frequency	Fh	100	135	140	KHz	-
Vsync	3	Fv	90	120	125	Hz	-
Vertical Active	Display Period	TVD	-	1080	-	lines	-
Disply Term	Vertical Total	TV	1090	1125	1380	lines	-
Horizontal Active	Display Period	THD	-	1920	-	clocks	-
Display Term	Horizontal Total	Тн	2090	2200	2350	clocks	-

<sup>→</sup> 본 제품은 H-sync와 V-sync신호도 필히 입력되어야 함.


10.2 인터페이스 신호의 타이밍 다이어그램( DE Mode)





- LVDS Transmitter : DS90C385MTD (N/S) / THC63LVDM83A(THINE) : Recommand

- LVDS Data Interface ( Odd & Even Channel Same Data Format )





# RECOMMENDED TRANSMITTER INPUT CHARACTERISTICS

-OVER RECOMMENDED OPERATING SUPPLY AND TEMPERATURE RANGES UNLESS OTHERWISE SPECIFIED.

SYMBOL	PARAMETER	MIN.	TPY.	MAX.	UNITS.
TCIT	TxCLK IN TRANSITION TIME (FIG2)	1.0	-	6.0	ns
TCIP	TxCLK IN PERIOD (FIG3)	11.76	T	50	ns
TCIH	TxCLK IN HIGH TIME (FIG3)	0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN LOW TIME (FIG3)	0.35T	0.5T	0.65T	ns
TXIT	TxCLK TRANSITION TIME	1.5	-	6.0	ns

# TRANSMITTER SWITCHING CHARACTERISTICS

SYMB0L	PARAMETER		MIN.	TPY.	MAX.	UNITS.
LLHT	LVDS LOW TO HIGH TRANSITION TIME (FIG1)		-	0.75	1.5	ns
LHLT	LVDS HIGH TO LOW TRANSITION TIME (FIG1)		-	0.75	1.5	ns
TPPos0	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 0 (FIG 7) NOTE 1		-0.25	0	0.25	ns
TPPos1	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 1		3.32	3.57	3.82	ns
TPPos2	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 2		6.89	7.14	7.39	ns
TPPos3	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 3	F = 40MHZ	10.46	10.71	10.96	ns
TPPos4	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 4		14.04	14.29	14.54	ns
TPPos5	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 5		17.61	17.86	18.11	ns
TPPos6	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 6		21.18	21.43	21.68	ns
TPPos0	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 0 (FIG 7) NOTE 1		-0.20	0	0.20	ns
TPPos1	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 1		2.00	2.20	2.40	ns
TPPos2	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 2		4.20	4.40	4.60	ns
TPPos3	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 3	F = 65MHZ	6.39	6.59	6.79	ns
TPPos4	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 4		8.59	8.79	8.99	ns
TPPos5	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 5		10.79	10.99	11.19	ns
TPPos6	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 6		12.99	13.19	13.39	ns
TPPos0	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 0 (FIG 7) NOTE 1		-0.20	0	0.20	ns
TPPos1	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 1		1.48	1.68	1.88	ns
TPPos2	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 2		3.16	3.36	3.56	ns
TPPos3	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 3	F = 85MHZ	4.84	5.04	5.24	ns
TPPos4	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 4		6.52	6.72	6.92	ns
TPPos5	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 5		8.20	8.40	8.60	ns
TPPos6	TRANSMITTER OUTPUT PULSE POSITION FOR BIT 6		9.88	10.08	10.28	ns
TSTC	TXIN SETUP TO TXCLK IN (FIG 3)		2.5	_	_	ns
THTC	TXIN HOLD TO TXCLK IN (FIG 3)	TxIN HOLD TO TxCLK IN (FIG 3)		-	_	ns
TCCD	TxCLK IN TO TxCLK OUT DELAY (FIG4)  Ta = 25 °C	, Vcc = 3.3 V	3.8	_	6.3	ns
TCCD	TXCLK IN TO TXCLK OUT DELAY (FIG4)			_	7.1	ns
		F=85 MHZ	-	110	150	ps
TJCC	TRANSMITTER JITTER CYCLE TO CYCLE (FIG 8,9) F=65		-	210	230	ps
		F=40 MHZ	-	350	370	ps
TPLLS	TRANSMITTER PHASE LOCK LOOP SET (FIG 5)	TRANSMITTER PHASE LOCK LOOP SET (FIG 5)		-	10	ms
TPDD	TRANSMITTER POWER DOWN DELAY (FIG 6)		_	_	100	ns

note1)The minimum and maximum limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. this parameter is functionality tested only on automatic test equipment (ATE) note2)The limits are based onbench charaterization of the device's jitter response over the power supply voltage range. output clock jitter is measured with a cycle to cycle jitter of ± 3ns applied to the input clock signal while data inputs are switching (fig8,9).A jitter event of 3 ns, represents worse case jump in the clock edge from most graphics controller VGA Cihps currently available. this parameter is used when calculating system margin as described in AN-1059.

Global LCD Panel Exchange Center






FIGURE 5.Transmitter Phase lock loop(PLL) SET-UP TIME




FIGURE 6. Transmitter Power down delay




FIGURE 7. Transmitter LVDS OUTPUT PULSE POSITION MEASUREMENT




FIGURE 8.TJCC TEST SET-UP -DS90C385 SHOWN




FIGURE 9.TIMING DIAGRAM OF THE INPUT CYCLE TO CYCLE CLOCK JITTER



# 10.3 LVDS Interface

- LVDS Receiver : Tcon내장형


- JEIDA규격 채용

差動信號	LVDS pin	JEIDA
	TxIN/RxOUT0	R4
	TxIN/RxOUT1	R5
	TxIN/RxOUT2	R6
TxOUT/RxIN0	TxIN/RxOUT3	R7
	TxIN/RxOUT4	R8
	TxIN/RxOUT6	R9
	TxIN/RxOUT7	G4
	TxIN/RxOUT8	G5
	TxIN/RxOUT9	G6
	TxIN/RxOUT12	G7
TxOUT/RxIN1	TxIN/RxOUT13	G8
	TxIN/RxOUT14	G9
	TxIN/RxOUT15	B4
	TxIN/RxOUT18	B5
	TxIN/RxOUT19	B6
	TxIN/RxOUT20	В7
	TxIN/RxOUT21	B8
TxOUT/RxIN2	TxIN/RxOUT22	В9
	TxIN/RxOUT24	HSYNC
	TxIN/RxOUT25	VSYNC
	TxIN/RxOUT26	DEN
	TxIN/RxOUT27	R2
	TxIN/RxOUT5	R3
	TxIN/RxOUT10	G2
TxOUT/RxIN3	TxIN/RxOUT11	G3
	TxIN/RxOUT16	B2
	TxIN/RxOUT17	В3
	TxIN/RxOUT23	RESERVED
	TxIN/RxOUT28	R0
	TxIN/RxOUT29	
	TxIN/RxOUT30	 G0
TxOUT/RxIN4	TxIN/RxOUT31	 G1
	TxIN/RxOUT32	 B0
	TxIN/RxOUT33	 B1
	TxIN/RxOUT34	RESERVED



# 10.4 전원 온/오프 순서(Power ON/OFF Sequence)

: Latch-up이나 LCD 모듈의 DC operation을 막기위해 전원 온/오프 순서는 아래와 같아야 함.



NOTE

- (1) 모듈에 신호를 인가하는 외부장치의 전원은 V∞와 같아야 한다.
- (2) LCD 동작 범위내에서 램프의 전압을 인가 할 것. LCD가 동작되기 전에 램프를 켜거나 램프를 끄기전에 LCD를 끌 때, 화면에 NOISE가 발생함..
- (3) V₀▷가 인가된 후 인터페이스 신호가 들어가지 않는 상태(Interface Signal High Impedence)로 장시간 두지 말 것.
- (4) Power Off후 재 Power On하기 전에 제품이 완전히 방전후 측정.
- (5) 상기 Power On/Off timing 의 경우 K120FA 기준임



# 11. 신뢰성 수명 시험조건


평가 항목	평가 조건	평가 수량
단기잔상	50 °C Mosaic pattern(9*10) 12hrs fix	8매
고온 평가	50 °C Mosaic pattern(9*10) 504hrs fix	8매
HTOL	50~55℃, operating, 1000hrs	8매
LTOL	0℃, operating, 1000hrs	4매
LTOL2	-20℃,-10℃ 각 5hr 이상 방치 후 1hr 이상 on	4미
THB	40℃/95%, operating, 500hrs	4미
HTS	70℃, storage, 500hrs	4매
LTS	-30℃, storage, 500hrs	4미
WHTS	60℃/75%, storage, 500hrs	4매
ALTITUDE	0~40000ft 18hrs	2매
T/C	-20~60°C(30Min), storage, 200cycle	4매
ESD	구동 접촉:±8 kV, 210 Point, 1회/Point 구동 비접촉:±15 kV ,210 Point,1회/Point 비구동 CDM :±10 kV , 9Point , 3회/Point	3매
진동	10~300Hz, 1.5G, 10minSR, XYZ, 30min/axis	3매
충격	30G, 11msec, ±XYZ 1time/axis	3매
분진	상온,상습 5시간 On/Off (5초분사, 5분 낙하)	2매
소음	전자기음 : 밴드별 소음값 만족할 것(Max 23dB) 열팽창 수축음 : Max 50dB (36dB 이상 10회 이하)	2매
TSS	-20℃~60℃ , 10cycle , 80hr 1,10 cycle시 Input 전압 / 주파수 Min Max 확인	4매
HALT	-30~100℃ 15Grms	4매
Pallet 평가	진동→ 낙하 → 온습도	8매
Total		83매



#### 12. PACKING

# 12.1 Packing flow

Global LCD Panel Exchange Center



# 12.2 Packing Specification

Item	Specification	Remark
LCD Packing	7ea / (Packing-Pallet Box)	<ol> <li>1. 143.5Kg / LCD (7ea)</li> <li>2. 13.4 Kg / Cushion-pallet (2ea)</li> <li>3. 10.5 Kg / Packing-Pallet Box (1ea)</li> <li>&gt;. Cushion-pallet Material : EPS</li> <li>&gt;. Packing-Pallet Box Material : SW4</li> </ol>
Pallet	1Box / Pallet	1. Pallet weight = 10kg >. Pallet Material: HDPE
Packing Direction	Vertical	
Total Pallet Size	H x V x height	1475mm(H) x 1150mm(V) x 995mm(height)
Total Pallet Weight	254.9kg	Pallet(10kg) + Module(20.5*7=140) + Cushion(up+botton=13.4kg) + Pallet-BOX(10.5kg)



# 13. MARKING & OTHERS

A nameplate bearing followed by is affixed to a shipped product at the specified location on each product.

(1) Parts number: LTF550HF06-A01

(2) Revision : One letter(3) Control : One letter

(4) Lot number : 8 P 7 E 123 01 A

1 2 3 4 5 6 7


① 8 : Line ② P : Device ③ 7 : Year

④ E ∶ Month

5 123 : LOT No.6 01 : GLASS No.

7 A: CELL No.

# (5) Nameplate Indication





(6) Bar code marking for Customer


The bar code marking is attached to module backside.

- 1) MODEL NAME: LTF550HF06-A01
- 2) SAMSUNG
- 3) MADE IN KOREA
- 4) PRODUCTION NUMBER
- 5) USER MODEL NAME


Bar code shows a) user model name, b) production number

a) User model name


LTF550HF06-A01







(7) Packing box attach



Doc . No Page



# 14. General Precautions

# 14.1 Handling

- (a) When the module is assembled, It should be attached to the system firmly using every mounting holes. Be careful not to twist and bend the modules.
- (b) Refrain from strong mechanical shock and / or any force to the module. In addition to damage, this may cause improper operation or damage to the module and CCFT back-light.
- (c) Note that polarizers are very fragile and could be easily damaged. Do not press or scratch the surface harder than a HB pencil lead.
- (d) Wipe off water droplets or oil immediately. If you leave the droplets for a long time, Staining and discoloration may occur.
- (e) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (f) The desirable cleaners are water, IPA(Isopropyl Alcohol) or Hexane.

  Do not use Ketone type materials(ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (g) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.
- (h) Protect the module from static, it may cause damage to the CMOS Gate Array IC.
- (i) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (j) Do not disassemble the module.
- (k) Do not pull or fold the lamp wire.
- (1) Do not adjust the variable resistor which is located on the module.
- (m) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (n) Pins of I/F connector shall not be touched directly with bare hands.



# 14.2 Storage

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35C and relative humidity of less than 70%.
- (b) Do not store the TFT-LCD module in direct sunlight.
- (c) The module shall be stored in a dark place. It is prohibited to apply sunlight or fluorescent light during the store.

#### 14.3 Operation

- (a) Do not connect, disconnect the module in the "Power On" condition.
- (b) Power supply should always be turned on/off by the item 6.3 "Power on/off sequence"
- (c) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- (d) The cable between the back-light connector and its inverter power supply shall be a minimized length and be connected directly. The longer cable between the back-light and the inverter may cause lower luminance of lamp(CCFT) and may require higher startup voltage(Vs).

#### 14.4 Others

- (a) Ultra-violet ray filter is necessary for outdoor operation.
- (b) Avoid condensation of water. It may result in improper operation or disconnection of electrode.
- (c) Do not exceed the absolute maximum rating value. (the supply voltage variation, input voltage variation, variation in part contents and environmental temperature, and so on) Otherwise the module may be damaged.
- (d) If the module displays the same pattern continuously for a long period of time, it can be the situation when the image "Sticks" to the screen.
- (e) This module has its circuitry PCB's on the rear side and should be handled carefully in order not to be stressed.

	34/38		
Doc . No		Page	



# 15. 환경 유해물질 관리 기준

15.1 금지물질

아래에 제시하는 물질에 대해서는 부품 및 디바이스 등에 함유되는 일이 있어서는 안된다. 표 15.1 법률에 의해 사용이 금지되어 있는 물질

물질명
Cadmium and cadmium 화합물*1
PBB(plybromobiphenyl)군, PBDE (polybrominated biphenyl ethers)군 *2
Polychlorinated biphenyl (PCB) 류
Polychlorinated naphthalene 류
Organic tin 화합물 (Tributhyl tin category/Triphenyl tin category)
Asbestos
Azo화합물 (용해 후 표 8.3에 나와 있는 Amine을 생성하는 화합물. 이 화합물은 인체와
지속적으로 접촉하며 생산되는 제품의 부품으로는 사용 금지되어 있다.)

- \*1: 포장재료에 대해서는 수은, 카드뮴, 6가 크롬, 납의 중금속 불순물 허용농도가 합계 100ppm 미만이 되도록 한다.
- \*2: 직접 물질을 금지하는 법은 없으나, 독일의 다이옥신 규제를 따르기 위해 금지 물질로 분류된다.

카드뮴의 경우, 아래에 제시하는 부위에 대한 사용에 대해서는 현재 금지되어 있지 않으나, 향후 규제될 것이므로 적극적으로 전폐를 목표로 한다.

표15.2 규제할 카드뮴 및 기타 화합물의 용도와 전폐 목표

용도	전폐 목표
(a) DC 모터, 스위치, 릴레이, 브레이커 등 신뢰성을 요구하는	
모든 기기의 전기 접점	00001= 081UF
(b) 형광표시장치에 함유되는 형광체	2003년 3월말
(c) Ni-Cd 전지 (신규로 출시하는 것, 다망 이미 발매 중인	
Ni-Cd 전지는 2007년 3월을 전폐목표로 한다.	
(d) 유리 및 유리도료의 안료, 염료	2004년 3월말



아조화합물 중에서 분해에 의해 표16.3에 제시하는 아민이 발생할 용도의 사용을 금지한다.

표15.3 아조화합물의 분해에 의해 발생해서는 안되는 아민 일람


CAS No	아민	
92-67-1	4-amonodiphenyl	
92-87-5	Benzidine	
95-69-2	4-chloro-o-toluidine	
91-59-8	2-naphthylamine	
97-56-3	o-aminoazotoluene	
99-55-8	2-amino-4-nitrotoluene	
106-47-8	p-chloroaniline	
615-05-4	2,4-diaminoanisole	
101-77-9	4,4'-diaminodiphenylmethane	
91-94-1	3,3'-dichlorobenzidine	
119-90-4	3,3'-dimethoxybenzidine	
119-93-7	3,3'-dimethylbenzidine	
838-88-0	3,3'dimethyl-4,4'-diaminodiphenylmethane	
120-71-8	p-cresidine	
101-14-4	4,4'-methylene-bis-(2-chloro aniline)	
101-80-4	4,4'-oxideaniline	
139-65-1	4,4'-thiodianiline	
95-53-4	o-toluidine	
95-80-7	2,4-tolluylenediamine	
137-7-7	2,4,5-trimenthylaniline	
90-04-0	o-anisidine	

#### 15.2 완전폐기 물질

다음의 물질은 표 15.5에 표기된 용도를 제외하고 어느 부품이나 장치에 함유되어서는 안 된다.

표 15.4 완전폐기물질

	물질명	
납 및 납 화합물		
수은 및 수은 화합물		
6가 크롬 화합물		
PVC 및 PVC 혼합물		
PBB, PBDE 이외의 유기브롬호	하합물	
염소화 파라핀류 (염소계 난연	제/가소제)	



다만, 대체재료의 기술확립이 가능해진 경우는 기한을 기다리지 않고 사용금지로 한다. 또한 대체기술이 없어 법규제의 규정에 의해 제외 및 예외가 인정된 경우는 기한을 재조정한다.

표 15.5 완전폐기물질에 대한 주요 용도 및 완전폐기 목표

물질명	용도	전폐목표
	사용금지 : 아래 (a),(b),(c),(d),(e),(f),(g),(h),(i),(j),(k),(l),(m) 및	(n) 이외의 용도.
	예컨데 포장재, 프린트배선판 등에 대한 안료 용도	
	(a) 액세서리를 포함한 제품의 외장부 (인체에 쉽게 접촉되는 부위)에의	
	사용 (플라스틱에 사용되는 안정제, 안료 등)	
	(b) 선재피복에 사용하는 안정제, 안료 등	2003년 3월말
	(c) 액세서리를 포함한 제품의 외장부에 사용하는 각종 합금 및 그 도장면	
	(d) 신규로 출시하는 소형 씰납전지	
	(e) 부품의 외부전극·리드단자 등의 납땜처리	
	(전기부품/반도체 디바이스/히트싱크 등)	
납 /	(f) 부품·디바이스의 내부접속용 납땜, 고융점 납땜	
그 화합물	(Pb 85wt% 미만의 주석/납땜)	
그 자리로	(g) 브라운관 이외의 광학유리에 함유된 납	
	(h) 납을 함유하는 각종 합금	
	(i) 도료, 잉크, 저항기의 저항체	2004년 3월말
	(j) 불순물로서 납을 함유하는 각종 합금	2004년 3월일
	다만, 아래 합금은 첨가물로서의 납의 함유가 허용된다.	
	합금 종류 답 함유 허용농도	
	강재 0.3wt% 미만	
	알루미늄합금 0.4wt% 미만	
	동합금 4wt% 미만	
	(k) 2003년 3월말 이전에 출시한 소형 씰납전지	

#### 15.3 플라스틱 중의 카드뮴 허용 농도

선재피복 등의 플라스틱에 카드뮴 및 그 화합물을 일절 참가해서는 안된다.

측정기의 검출한계, 오차, 자연계에 존재하는 불순물의 혼입을 고려하여 5ppm 미만으로 한다.

이 때의 전처리방법, 측정방법에 대해서는 BS EN 1122 「Plastics - Determination of cadmium - Wet decomposition method에 준한다.

측정은 유도결합 플라즈마 발광 분광 분석법(ICP-AES)을 표준으로 한다.



	(I) 부품·디바이스의 내부접속용 고융점납땜		
	(Pb 85wt% 이상 함유하는 주석/납땜)	예외	
	(m) 세라믹 압전소자에 함유된 납화합물		
	(n) 브라운관, 전자부품, 형광판에 사용되는 유리		
	사용금지 : 아래 (a),(b),(c) 및 (d) 이외의 용도. 예컨데 포장재, 수은전지,	시간계 등	
٨٥ /	(a) 소형형광등 : 1개당 수은함유량이 5mg 이상인 것.	000414 08101	
수은 /	(b) 산화은전지, 알칼리·망간 버튼전지, 공기전지	2004년 3월말	
그 화합물	(c) 소형형광등 : 1개당 수은함유량이 5mg 미만인 것.	OI OI	
	(d) 소형형광등, 직관형광등 이외의 램프	예외	
6가 크롬	사용금지 : 아래 이외의 용도		
화합물	도금, 안료 등의 성분으로 함유되는 것	2004년 3월말	
	폴리염화비닐을 가지는 모든 부품·디바이스		
폴리염화	주요 용도로서 기내배선용 비닐전선, 전원코드, 외부접속코드, 기타 코드		
비닐 /	류를 가지는 유니트 등.	2004년 3월말	
그 혼합물	다만, 안전규격의 규제를 받는 것에 대해서는 소니측이 확인한 후에 계속		
	하여 사용하는 경우가 있다.		
	프린트배선판, 외광 등 대형부품.	10000 E10000	
PBB/PBDE	(안전성이 확인된 대체 난연제를 적용할 수 없는 경우, 사용을 인정한다)	2003년 3월말	
이외의 유기	상기 이외의 부위	000413 0810r	
취소화합물	(안전성이 확인된 대체 난연제를 적용할 수 없는 경우, 사용을 인정한다)	2004년 3월말	

#### 15.4 방출을 규제하는 물질

# 표15.6 방출을 규제하는 물질

물질명	방출 농도	주요 용도
포름알데히드	대기 중 농도 10㎡ 이상의 기밀시험실에서	모든 목제재료 및
포금글네이 <u>그</u>	0.1ppm 이하	목제품

# 15.5 부품, 디바이스 제조시에 사용해서는 안되는 물질

# 표15.7 부품, 디바이스 제조시에 사용해서는 안되는 물질

물질명
[오존층을 파괴하는 물질]
CFC(chlorofluorocarbon), HCFC(hydrochlorofluorocarbon), methyl bromide,
1,1,1-trichloroethane, carbon tetrachloride
[Chlorine 유기 용매]
1,1,2-trichloroethane, 1,2-dichloroethane, 1,1-dichloroethlene,
1,2-dichloroethylene,methylene chloride,
chloroform, trichloroethylene, tetrachloroethylene